Brite Semiconductor Releases Gen2 DDR LP PHY IP Based on 40LL Process, Supporting RD DQS Falling Edge Training Mode

时间： 2023-09-02 来源：Brite News

技术问答

Brite Semiconductor (“Brite”), a world-leading ASIC design service and DDR controller/PHY IP provider headquartered in Shanghai, China, today announced the availability of the second generation of DDR Low Power (LP) PHY IP based on 40LL process, with a 20% reduction in area, 37% in power consumption and 50% in physical implementation cycle, compared to the first generation.

The second generation of DDR Low Power PHY adopts dual row IO structure and many other logical and physical optimization means, which results in reducing the area of delay chains by 20%, decreasing the delay variations of DQ and DQS, and eliminating the balance of wire loadings and buffers among DQ and DQS. These directly lead to the increase of the utilization of silicon area and the DDR speed, and the decrease of the power consumption.

The second generation of DDR LP PHY IP has the following characteristics:

1. Based on 40LL Process

2. Achieve 1333Mbps in DDR3/3L/3U/LPDDR3 and 1066Mbps in DDR2/LPDDR2

3. Support PHY evaluation training or software training mode

4. Support RD DQS falling edge training mode

5. Support AHB/APB3.0 registers interface

“Brite Semiconductor has 10-year successful experience of ASIC design service and the rich accumulation in complete DDR IP solution. There are more than 20 projects which adopted Brite’s DDR IP technology and taped out successfully on 28HKMG, 40LL, 55LL and 130nm processes, covering the applications of DTV, AP, navigation and NVDIMM,” said John Zhuang, Chief Technology Officer at Brite Semiconductor. “We will continue to carry out the structure innovation and improve the quality of service and the implementation process so as to provide more competitive solutions for our valuable customers.”

发送到邮箱 |
+1 赞 0
收藏
评论 0
| 转发至：

本文由PlusLee转载自Brite News，原文标题为:Brite Semiconductor Releases Gen2 DDR LP PHY IP，本站所有转载文章系出于传递更多信息之目的，且明确注明来源，不希望被转载的媒体或个人可与我们联系，我们将立即进行删除处理。

全部评论（0）

暂无评论

灿芯半导体发布通用高性能小数分频锁相环IP及相关解决方案，支持24bits高精度小数分频

灿芯半导体（上海）股份有限公司宣布成功研发出一款通用高性能小数分频锁相环（fractional-N PLL）IP，支持24bits高精度小数分频，最高输出频率4.5Ghz，另外还支持扩频时钟（SSC）功能，可以为客户提供多功能的小数分频 PLL解决方案。

产品发布时间 : 2024-07-11

Brite Semiconductor Announces Availability of High Performance 4.5Gbps/lane MIPI D-PHY IP

Brite Semiconductor announced the availability of high performance 4.5Gbps per lane MIPI D-PHY IP. BriteSemi’s MIPI D-PHY supports speed up to 4.5Gbps per lane and an aggregate data rate of 18Gbps, which can provide high-performance MIPI D-PHY solutions that meet the needs of high speed communication.

产品发布时间 : 2024-09-05