Brite Semiconductor Releases Gen2 DDR LP PHY IP Based on 40LL Process, Supporting RD DQS Falling Edge Training Mode

时间： 2023-09-02 来源：Brite News

代理服务

技术支持

采购服务

Brite Semiconductor (“Brite”), a world-leading ASIC design service and DDR controller/PHY IP provider headquartered in Shanghai, China, today announced the availability of the second generation of DDR Low Power (LP) PHY IP based on 40LL process, with a 20% reduction in area, 37% in power consumption and 50% in physical implementation cycle, compared to the first generation.

The second generation of DDR Low Power PHY adopts dual row IO structure and many other logical and physical optimization means, which results in reducing the area of delay chains by 20%, decreasing the delay variations of DQ and DQS, and eliminating the balance of wire loadings and buffers among DQ and DQS. These directly lead to the increase of the utilization of silicon area and the DDR speed, and the decrease of the power consumption.

The second generation of DDR LP PHY IP has the following characteristics:

1. Based on 40LL Process

2. Achieve 1333Mbps in DDR3/3L/3U/LPDDR3 and 1066Mbps in DDR2/LPDDR2

3. Support PHY evaluation training or software training mode

4. Support RD DQS falling edge training mode

5. Support AHB/APB3.0 registers interface

“Brite Semiconductor has 10-year successful experience of ASIC design service and the rich accumulation in complete DDR IP solution. There are more than 20 projects which adopted Brite’s DDR IP technology and taped out successfully on 28HKMG, 40LL, 55LL and 130nm processes, covering the applications of DTV, AP, navigation and NVDIMM,” said John Zhuang, Chief Technology Officer at Brite Semiconductor. “We will continue to carry out the structure innovation and improve the quality of service and the implementation process so as to provide more competitive solutions for our valuable customers.”

发送到邮箱 |
+1 赞 0
收藏
评论 0
| 转发至：

本文由PlusLee转载自Brite News，原文标题为:Brite Semiconductor Releases Gen2 DDR LP PHY IP，本站所有转载文章系出于传递更多信息之目的，且明确注明来源，不希望被转载的媒体或个人可与我们联系，我们将立即进行删除处理。

平台合作

提交评论

全部评论（0）

暂无评论

灿芯半导体发布通用高性能小数分频锁相环IP及相关解决方案，支持24bits高精度小数分频

灿芯半导体（上海）股份有限公司宣布成功研发出一款通用高性能小数分频锁相环（fractional-N PLL）IP，支持24bits高精度小数分频，最高输出频率4.5Ghz，另外还支持扩频时钟（SSC）功能，可以为客户提供多功能的小数分频 PLL解决方案。

2024-07-11 - 产品代理服务技术支持采购服务

【产品】3.0~3.6V的射频收发器B130RF15P4G，专为智能仪表和IEEE 802.15.4g应用设计

灿芯半导体推出的射频收发器B130RF15P4G是一个双频（sub-1GHz和2.4GHz频段）完全集成的收发器，专门为智能仪表和IEEE 802.15.4g相关应用设计。

2022-02-08 - 产品代理服务技术支持采购服务

灿芯半导体USB 2.0 OTG PHY通过USB-IF的认证

灿芯半导体基于0.11微米工艺平台而开发的USB 2.0物理层设计（PHY）已通过USB-IF的高速产品测试程序，并取得了USB-IF的高速产品商标。该USB 2.0物理层设计同时支持器件和主机应用的On-The-Go(OTG)规范，可以用于所有需要USB 2.0的相关产品，比如实现数据存储的桥应用程序接口，以及移动手持设备的SoC整合等。

2024-11-28 - 产品代理服务技术支持采购服务